


**FIG. 1**







FIG. 2

**FIG. 3**

INTERLEAVING THE ENCODED PAYLOAD




FIG. 4





FIG. 5



REMAPPING ADDRESSES TO BALANCE  
"READ" VS. "WRITE" OVERHEAD IN TERMS  
OF SDRAM PAGE CHANGES

**FIG. 6A**

SUB-MATRIX MAPPING 60-BIT ENTRIES INTO FIRST DRAM PAGE OF 512 ADDRESSES, USING 510 MATRIX CELLS TO STORE FIRST CODEWORD DURING WRITE OPERATION

27

1,1	2,1	3,1.....	15,1.....
1,2	2,2	3,2.....	15,2.....
:	:		:
1,34	2,34	3,34.....	15,34.....

**FIG. 6B**


SUCCESSIVE ADDITIONAL (APPROX. 10,416) SUB-MATRICES MAPPING FURTHER 60-BIT ENTRIES INTO SDRAM PAGES TO STORE SECOND THROUGH  $m^{th}$  CODEWORD WORDS DURING WRITE OPERATION

27

16,1.....	156250,1
16,2.....	156250,2
:	:
16,34.....	156250,34

CODEWORD SEGMENTS EXPRESSED AS A MATRIX

7/9



CROSS-HATCHED SUBMATRIX INDICATES SEGMENT OF RECEIVED MATRIX THAT WOULD BE HELD ON ONE 512 ADDRESS PAGE IF RECEIVER STORED ENTRIES SEQUENTIALLY

**FIG. 6C**




FIG. 7A

FLOW CHART OF PROCESS  
AT TRANSMITTER END


FLOW CHART OF PROCESS  
AT RECEIVER END

FIG. 7B